

GENERAL POST OFFICE: E-IN-C (S)

Specification: <b>G.P.O./CV2106/Issue 2</b> Dated: <b>APRIL 1950</b> To be read in conjunction with K 1001 <b>ignoring</b> <b>Clause 5.2.</b>	<u>SECURITY</u>	
	<u>Specification</u>	<u>Valve</u>
	<b>Restricted</b>	<b>Unclassified</b>

—————> indicates a change

<u>TYPE OF VALVE:</u> Sub-miniature output pentode <u>CATHODE:</u> Directly heated <u>ENVELOPE:</u> Unmetallised Glass <u>PROTOTYPE:</u> DL 66		<u>MARKING</u>  CV 2106 Code date of manufacture Factory identification code	
<u>R A T I N G</u>		NOTE	<u>BASE</u>
Filament voltage (V)	1.25		See drawing on page 3
Nominal filament current (mA)	15.0		
Max. anode voltage (V)	45.0		<u>CONNEXIONS</u> See drawing on page 3
Max. screen voltage (V)	45.0	A	
Mutual conductance (µA/V)	350	A	<u>DIMENSIONS</u> See drawing on page 3
Anode impedance (megohms)	0.3	A	
Optimum anode load (megohms)	0.075	A	
Nominal power output (mW)	2.5		
Max. Cathode current (mA)	800		
<u>CAPACITANCES (pF)</u> (Unscreened)			
C ag	0.2		
C in	2.5		
C out	3.7		
<u>NOTE</u>			
A. Measured with $V_a = V_{g2} = 22.5$ and $V_{g1} = 1.4$  A sharp bend must not be made in any valve lead closer than 1.5 mm to the glass seal and soldered joints in the leads must not be made closer than 1.0 mm to the seal.			

To be performed in addition to those applicable in K1001


	TEST CONDITIONS			TEST	LIMITS		No. Tested
	V <sub>f</sub>	V <sub>ht</sub>	f(c/s)		Min.	Max.	
a	1.25	-	-	I <sub>f</sub> (mA)	-	16	100%
b	1.5	20	-	I <sub>a</sub> (Note 2) (mA)	0.09	0.17	100%
c	1.1	20	1000	Gain (Note 3) (db)	21	-	100%
d	1.1	20	1000	Gain (Note 3) (db)	Note 7		Sampling Test
e	1.5	20	1000	Gain (Note 3) (db)	Note 5		10 per week
f	1.1	30	1000	Gain (Note 3) (db)	Note 6		10 per week
g	1.1	20	1000	Output volts Measured with an input of 2.0 volts (Note 4)	10:0		10 per week

**NOTES**

1. The equipment used for testing is to be approved by G.P.O.
2. Measured in anode circuit of Test Circuit shown on page 4.
3. Measured in Test Circuit shown on page 4, and with an input not greater than 100 mV.
4. Measured in Test Circuit shown on page 4.
5. To be not less than the gain obtained in Test C.
6. To be not less than 1.0 db more than the gain obtained in Test C.
7. With 100 pf inserted in series with 820 KΩ resistor in input circuit the gain to be within 2 db of the gain obtained in Test C.


CV2106/2/2

PIN CONNEXIONS &  
OUTLINE DRAWING




SPACING OF LEADS 1.3mm.

THE LEADS SHALL BE FLEXIBLE 25-27 S.W.G.  
TINNED, COPPER CLAD NICKEL IRON WIRE, AT  
LEAST 32mm IN LENGTH.



## TEST CIRCUIT



- NOTE 1. OUTPUT IS MEASURED BETWEEN OUTPUT TERMINAL & HT- BY MEANS OF A HIGH IMPEDANCE FULL WAVE VOLTMETER INDICATING AVERAGE VALUES.
2. CHOKE, G.P.O TYPE L1440 MAY BE OBTAINED ON APPLICATION TO G.P.O.
3. H.T. SOURCE IMPEDANCE TO BE LESS THAN 100 OHMS AT THE TEST FREQUENCY.
4. FOR TEST d THE STRAY CAPACITANCE, SHOWN DOTTED, WITH VALVE REMOVED AND CIRCUIT BROKEN AT y & y' (SEE INSET) TO BE BUILT UP TO 12 pF